Regviz

Silicon Labs /SiM3_NRND /SIM3U167_B /EPCA_0 /DTIME

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTIME

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/EPCA_0/DTIME#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DTIMEX0DTIMEY

Description

Phase Delay Time

Fields

DTIMEX

X Phase Delay Time.
DTIMEY

Y Phase Delay Time.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data